



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/876,396

06/07/2001

Syuuichi Kariyazaki

14701

7345

23389

7590

10/29/2009

SCULLY SCOTT MURPHY & PRESSER, PC  
400 GARDEN CITY PLAZA  
SUITE 300  
GARDEN CITY, NY 11530

EXAMINER

MATTHEWS, COLLEEN ANN

ART UNIT

PAPER NUMBER

2811

MAIL DATE

DELIVERY MODE

10/29/2009

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 09/876,396	<b>Applicant(s)</b> KARIYAZAKI, SYUUICHI	
	<b>Examiner</b> Colleen A. Matthews	<b>Art Unit</b> 2811	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 28 August 2009.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-11 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08/28/2009 has been entered.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

**Claims 1-11 are rejected under 35 U.S.C. 112, second paragraph**, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

**Re claim 1:** line 17 recites "the first row" however it is unclear if it is "the first row" of a "first group" (line 14) or if it is "the first row" of a "second group" (line 16). It will be considered as the first row of the second group for the following action.

### ***Claim Rejections - 35 USC § 102***

Art Unit: 2811

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

As far as the claims can be understood, **Claims 1-2 and 4-11 are rejected**  
**under 35 U.S.C. 102(e)** as being anticipated by U.S. Pat. No. 6,111,756 to Moresco.

**Regarding claim 1**, Moresco discloses a semiconductor device comprising:

a semiconductor member (Fig 1-2 & 33, element 5) having thereon a plurality of electrode terminals (see Fig 33); and

a mounting member (Fig 1-2, Fig 8, element 20) having a plurality of interconnect pads (within 22; see Figs 2 and 14) electrically and mechanically connected to the respective electrode terminals for mounting the semiconductor member on the mounting member; and

the interconnect pads forming a plurality of I/O cells including signal terminals, a portion of the I/O cells forming a first group (see Fig 14, “+Shape (plus)”, for example- first group considered as the white squares corresponding to ground pads) of I/O cells and another portion of the I/O cells forming a second group (see Fig 14 “+Shape (plus)”, for example- first group considered as the black squares corresponding to power pads) of I/O cells on an inner position of the mounting member with respect to the first group of I/O cells, the first group of I/O cells including a plurality of rows of

Art Unit: 2811


interconnect pads (see Fig 14, for example) disposed to encircle a center of the mounting member, and the second group of I/O cells including a plurality of rows of interconnect pads (see Fig 14 for example) disposed to encircle a center of the mounting member (also col 11 lines 48—col 12 line 40), the first and second groups of I/O cells being disposed directly under the semiconductor member (see Fig 2)

the first group of I/O cells arranged in a first row and a second row (see annotated Fig 14 below, “First group/First row” and “First group/Second row”, for example) disposed on an inner position relative to the first row

the second group of I/O cells arranged in a first row and a second row (see annotated Fig 14 below, “Second group/First row” and “Second group/Second row”, for example) disposed on an inner position relative to the first row;

each of the first and second rows of the first group of I/O cells are arranged in parallel to an outer periphery of the semiconductor member, and

each of the first and second rows of the second group of I/O cells are arranged in parallel to an outer periphery of the semiconductor member.



**+ Shape (plus)**

**Annotated Figure 14**

**Regarding claim 2**, Moresco discloses a semiconductor device, wherein the semiconductor member is a semiconductor chip (IC chip 5), the electrode terminals are internal electrodes disposed on a bottom surface of the semiconductor chip (shown in Figure 33), and the mounting member is a package substrate used for packaging thereon the semiconductor chip (col 21 lines 21-35).

**Regarding claim 4**, Moresco discloses a semiconductor device, where the I/O cells only include the signals terminals or terminals for power and ground intermingled among one another (col 5 lines 12-14 ad col 11 lines 43-45).

**Regarding claim 5**, Moresco discloses a semiconductor device, wherein the I/O cells include peripherals (Fig 1 element 60).

**Regarding claim 6**, Moresco discloses a semiconductor device, herein an interconnect line (Fig 8, element 42) is electrically connected to each of the interconnect pads and the interconnect lines electrically connected to the interconnect pads of at least one of the I/O cells are formed in a single interconnect layer.

**Regarding claim 7**, Moresco discloses a semiconductor device, wherein the interconnect pads and the interconnect lines electrically connected to the interconnect pads in the single interconnect layer are formed on the surface of a packaging substrate (see Fig 9).

**Regarding claim 8**, Moresco discloses a semiconductor device, wherein the interconnect lines connected to the I/O cells located on inner positions extend between the I/O cells located on an outer periphery.

**Regarding claim 9**, Moresco discloses a semiconductor device, wherein the interconnect pads and the interconnect lines electrically connected to the interconnect pads are formed as a multi-layered interconnect layer in the substrate (see Fig 9).

**Regarding claim 10**, Moresco discloses a semiconductor device, wherein at least one of the first group (see Fig 14- first group considered as the white squares corresponding to ground pads) and the second group (see Fig 14- first group

Art Unit: 2811

considered as the black squares corresponding to power pads) includes an outer group (see Fig 14- first group considered as the white squares corresponding to ground pads) and inner group (see Fig 14- first group considered as the black squares corresponding to power pads) disposed on the inner position of the mounting member with respect to the outer group (see Fig. 14, the center black square/power pad is disposed in an inner group).

**Regarding claim 11**, Moresco discloses a semiconductor device, wherein the interconnect lines electrically connected to the interconnect pads corresponding to the first group of I/O cells and interconnect lines electrically connected to the interconnect pads corresponding to the second group of I/O cells are formed in different interconnect layers (see Fig 9).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

As far as the claim can be understood, **Claim 3 is rejected under 35 U.S.C. 103(a)** as being unpatentable over U.S. Pat. No. 6,111,756 to Moresco as applied to claim 1 above, and further in view of Applicant's Admitted Prior Art of Figure 1 (AAPA).

**Regarding claim 3**, Moresco discloses a semiconductor device (IC chip 5), wherein the mounting member (chip carrier) is a semiconductor package for mounting the semiconductor chip member on a mounting substrate (see col 2 lines 20-32).



Art Unit: 2811

Moresco fails to explicitly disclose the semiconductor package including ball electrodes disposed on a bottom surface of a packaging substrate, and the mounting substrate forms a specified circuit by mounting the semiconductor package thereon.

AAPA discloses a semiconductor device (103) with the semiconductor package including ball electrodes (124) disposed on a bottom surface of a packaging substrate (102), and the mounting substrate (104) forms a specified circuit by mounting the semiconductor package thereon. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Moresco to include the ball electrodes and configuration of the packaging as in AAPA in order to provide a device capable of connection with other devices in a system.

### ***Response to Arguments***

Applicant's arguments filed 08/28/2009 have been fully considered but they are not persuasive.

Applicant argues that it is clear that Moresco does not teach a first group of I/O cells arranged in a first row and a second row disposed on an inner position relative to the first row and a second group of I/O cells arranged in a first row and a second row disposed on an inner position relative to the first row; where each of the first and second rows of the first group of I/O cells are arranged in parallel to an outer periphery of the semiconductor member, and each of the first and second rows of the second group of I/O cells are arranged in parallel to an outer periphery of the semiconductor member.

Art Unit: 2811

In response, as noted in the updated rejection above, it is clear that Moresco does teach these features. Further, the Examiner notes that Applicant's claimed invention provides no clear language that would lead one skilled in the art to consider the distribution of interconnect pads to be solely limited to the interpretation that corresponds to Applicant's Figures 4 and 7. For example, Applicant has reconstructed the Figure 14 of Moresco and labeled "first groups" and "second groups" however one of ordinary skill in the art would be able to construct many interpretations of two groupings of interconnect as presented in the claims, and would not limited solely to applicants depiction. Further, the terms "first row", "second row" "first group" "second group" do not provide significant definition of the structure of the claimed invention and accordingly will be interpreted broadly in accordance with MPEP 2106, *USPTO personnel are to give claims their broadest reasonable interpretation in light of the supporting disclosure. In re Morris, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997).*

### **Conclusion**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Colleen A. Matthews whose telephone number is (571)272-1667. The examiner can normally be reached on Monday - Friday 8AM-4:30PM.

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Gurley can be reached on 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/C. A. M./  
Examiner, Art Unit 2811

/Lynne A. Gurley/  
Supervisory Patent Examiner, Art  
Unit 2811